Design of Very High-Frequency Multirate Switched-Capacitor Circuits
Extending the Boundaries of CMOS Analog Front-End Filtering, The Springer International Series in Engineering and Computer Science 867
U Seng Pan, Ben/da Silva Martins, Rui Paulo/Epifanio da Franca, Jose d
€106.99
(inklusive MwSt.)
Verfügbarkeit: Besorgungstitel, Festbezug
Zusatztext
Design of Very High-Frequency Multirate Switched-Capacitor Circuits presents the theory and the corresponding CMOS implementation of the novel multirate sampled-data analog interpolation technique which has its great potential on very high-frequency analog frond-end filtering due to its inherent dual advantage of reducing the speed of data-converters and DSP core together with the specification relaxation of the post continuous-time filtering. This technique completely eliminates the traditional phenomenon of sampled-and-hold frequency-shaping at the lower input sampling rate. Also, in order to tackle physical IC imperfections at very high frequency, the state-of-the-art circuit design and layout techniques for high-speed Switched-Capacitor (SC) circuits are comprehensively discussed: Optimum circuit architecture tradeoff analysis Simple speed and power tradeoff analysis of active elements Highorder filtering response accuracy with respect to capacitorratio mismatches Timeinterleaved effect with respect to gain and offset mismatch Timeinterleaved effect with respect to timingskew and random jitter with nonuniformly holding Stage noise analysis and allocation scheme Substrate and supply noise reduction Gainand offsetcompensation techniques Highbandwidth lowpower amplifier design and layout Very low timingskew multiphase generation Two tailormade optimum design examples in CMOS are presented. The first one achieves a 3stage 8fold SC interpolating filter with 5.5MHz bandwidth and 108MHz output sampling rate for a NTSC/PAL CCIR 601 digital video at 3 V. Another is a 15tap 57MHz SC FIR bandpass interpolating filter with 4fold sampling rate increase to 320MHz and the firsttime embedded frequency band uptranslation for DDFS system at 2.5V. The corresponding chip prototype achieves so far the highest operating frequency, highest filter order and highest center frequency with highestdynamic range under the lowest supply voltage when compared to the previously reported highfrequency SC filters in CMOS.
Weitere Details
Erschienen: 20.12.2005
Umfang: xxxii, 228 S.
Sprache: ENG
Einband: GEB
ISBN/EAN: 9780387261218
Umbreit-Nr.: 1988825
